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James E. Webb, Administrator of the Nati 
tics and Space Administration, with respect to an inven- 
flon Qf Smith, Salisbury, § ~ t h e r 5  Rhodesia . 17, 1964, Ser. No. 423,412 
X I  Claims. (C1. 235-92) 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 
to the provisions of Section 305 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 USC 2457). 
This invention relates to computer logic circuitry and 
more particularly to an improved circuit for performing 
both counting and shifting logic operations. 
In designing circuits for modern computers, a premium 
is placed on the reduction of the number of components 
which are necessary to perform the various computers 
logic operation. Therefore, the trend has been to use, 
wherever possible, the same components and circuits to 
perform more than one basic operation. Also, with the 
development of integrated circuitry and the desire to 
miniaturize circuits and components as much as possible, 
a need exists for circuits which, besides being operable to 
perform more than one logic function, lend themselves 
to microminiaturization construction techniques. 
At present, circuits which perform the logic functions 
both of counting and information shifting are well known 
in the art. These circuits generally include a plurality of 
elements including capacitors which are used in the per- 
formance of the counting operation, and in particular in 
shifting the information. The inherent rise-time of ca- 
pacitors limits the response characteristics of such circuits 
to triggering signa!s, as well as increases the sensitivity of 
the circuits to extraneous noise and undesired signal pick- 
up. However, the basic disadvantage of using capacitors 
in such counterlshifting circuits is that the circuits can- 
not be easily miniaturized since the capacitors generally 
occupy a significant amount of space. 
In the present state-of-the-art, it is difficu!t to fabri- 
cate solid-state miniature capacitors with close tolerances 
which can be easily incorporated in microminiaturized cir- 
cuitry. Also, solid-state capacitors are generally tempera- 
ture-sensitive as well as subject to degradation due to 
aging effects. Therefore, the need exists for a count- 
erlshifting circuit which includes only non-capacitive ele- 
ments adaptable to miniaturization construction tech- 
niques. 
Accordingly, it is an object of the present invention to 
provide a novel counter/shifting circuit which is adaptable 
to microminiaturization. 
Another object of the invention is to provide a count- 
er/shifting circuit in which a simple logic gating circuit is 
used as the basic circuit element. 
Yet another object of the invention is the provision of a 
circuit in which only solid-state noncapacitive components 
are incorporated in a plurality of Nand gates to perform 
the necessary counting and shifting operations. 
A further object of the invention is the provision of a 
counter/shifting circuit in which only noncapacitive solid- 
state components are arranged in a plurality of Nand 
gates, the entire circuit being adaptable to he minia- 
turized or integrated in a basic integrated circuit. 
These and other objects are achieved by providing a 
circuit in which only noncapacitive solid-state elements 
are used in a simple matrix layout of Nand gates. All the 
elements used are of the type which are at present avail- 
able in miniature sizes. The elements are directly inter- 
coupled so that capacitors are not needed to perform 
either of the two desired operations. The simplicity of the 
matrix layout adapts the circuit to micromodular inte- 
grated circuitry construction techniques. Thus, the size 
of the circuit may be greatly reduced. Since all basic 
components are noncapacitive solid-state elements, they 
can all be integrated in a simple semiconductive chip 
or element, further reducing the size of the circuit as well 
as the cost of manufacturing. 
The novel features that are considered characteristic of 
this invention are set forth with particularity in the ap- 
pended claims. The invention itself both as to its organiza- 
tion and method of operation, as well as additional objects 
and advantages thereof, will best be understood from the 
following description when read in conncction with the 
accompanying drawings, in which: 
F!GURE 1 is a circuit diagram of a portion of the in- 
vention used in a counting mode; 
FIGURES 2(a) and 2(b) are schematic diagrams of 
non-capacitive solid-state Nand gates; 
FIGURE 3 is a diagram of waveforms useful in ex- 
plaining the operation of the novel circuit of the inven- 
FIGURE 4 is a circuit diagram of a portion of the in- 
FIGURE 5 is a circuit diagram of an arrangement in- 
FIGURE 6 is a chart useful in explaining the operation 
Reference is now made to FIGURE 1 which is a circuit 
diagram useful in explaining the part of the novel circuit 
of the invention which is used in the counting operation. 
3o As seen therefrom, the circuit comprises gates 11-16, 
each having an output terminal or line and two or more 
input terminals or lines. Three input lines of gate 11 are 
connected to output lines of gates 12 and 15 and to a 
source of set pulses 17a through a “set” line 17, respec- 
33 tively. Similarly, the three input lines of gate 14 are 
connected to output lines of gates 13 and 16 and to a 
source of reset pulses 18a through a “reset” line 18. 
Each of gates 12 and 13 have four input lines. Those 
of gate 12 are connected to the output lines of gates 11 .,, and 13, and to the line 17 as well as a shift input line 19. 
One input line of gate 13 is also connected to line 19 
while the other three lines are connected to reset line 
18 and to output lines of gates 12 and 14 respectively. 
Single input lines of gates 15 and 16 are connected to 
4 j  output lines of gates 12 and 13 respectively, while the 
other input of each gate (15 and 16) is connected to the 
output line of the opposite gate. 
Each of the gates shown in FIGURE 1 is a solid-s’ate 
non-capacitive Nand gate which may be thought of as 
Bo a circuit in which a signal of a given polarity on any one 
of the input lines will cause the gate to produce an out- 
put signal of an opposite polarity. Two examples of solid- 
state non-capacitive gates which produce such signals are 
shown in FIGURES 2(a)  and 2(b) to which reference is 
55 made herein. As seen in FIGURE 2(a),  a gate such as 
gate 11 having three input lines may comprise of three 
transistors 22, 24 and 26, the collectors of the transistors 
being connected together at a junction point 28 which 
serves as the output terminal of the gate 11. Point 28 is 
oo also used to connect the three collectors to a source of 
positive potential B+ (not shown) through a resistor 29. 
The base of each of the transistors serves as an input 
terminal, connecting the gate to one of its input lines. 
Each of the transistors is also connected to ground poten- 
tial through its respective emitter, 
From FIGURE 2 ( n ) ,  it is clear to one familiar with 
the art that the potential level at the output terminal 28 
is high, namcly close to B+ as long as all the transistors 
22, 24 and 26 are in their nonconducting states, which is 
7o the case so long as their respective bases are at a low 
potential level, such as ground. However, as soon as an 
input signal having a potential level close to B+ is 
5 
“ 
2o tion: 
vention used in an information shifting mode; 
corporating four stages of the present invention: and 
’’ of the’arrangement shown in FIGURE 5. 
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supplied to any of the bases, the respective transistor is quently, gate I2 switches to true which in turn causes 
switched to a conducting state, thereby lowering the po- gate ILS to switch to false. With both gates 15 and 313 
tential level at point 28 from B+ to substantially ground being false, gate 16 becomes true which in turn causes 
potential. gate 14 to be switched to the false state. 
It is thus seen that the gate shown in FIGURE 2 ( a )  5 After t4 and before t5 when the next count pulse is 
produces an output signal which is represented by a drop initiated, the levels of the gates PI-LC are the same as at 
in the potential at point 28 in respoase to any input time to, so  that additional pulses will cause the circuit to 
signal which is represented by an increase in potential merely repeat the sequence of operation hereinbefore 
level. ghe basic gate of the present invention may be described. It is thus seen that for every two input counter 
constructed to include a single transistor with a plurality pulses, gates 11 and 14 produce single pulses designated 
of diodes such as shown in FIGURE 2 ( b ) .  in FIGURE 3 by numerals 46 and 48 respectively. Thus, 
As seen therefrom, the gate 11 comprises a transistor the circuit of FIGURE 1 may be thought of as a binary 
32 having its collector serve as the output terminal and divider or counter producing a single pulse for every two 
its emitter connected to ground potential. A resistor 34 pulses. BY connecting the output of gate 14 to the inputs 
interconnects the emitter to the base which is connected 15 of gates of a succeeding stage, similar to gates 12 and 13 
to the cathode of a diode 36. The anode of diode 36 as of the circuit shown in FIGURE 1, an arrangement com- 
well as anodes of diodes 37, 38 and 39 are all joined prising a plurality of stages is created. Each stage in a 
together at a point 42 which is connected to B+ through sense divides by two the number of pulses supplied from 
a resistor 43. The cathodes of diodes 37, 38 and 39 the previous stage, thus the entire amr%!ement performs 
serve as the input terminals of the gate 11. As long as 20 as a binary counter. 
the cathodes of diodes 37, 38 and 39 are maintained at As previously stated, the novel circuit of the invention, 
a potential substantially equal to B+, current will not in addition to performing a counting operation, also op- 
Plow therethrough. Consequently, point 42 will be at erates in an information shifting mode. In such a mode, 
about B+ potential thereby maintaining transistor 32 in gates 1% and $4 (FIGURE 1) of each stage are inhibited, 
a conducting state or a low potential level at the collec- 25 and only gates 12, 13, 15 and 16, together with two addi- 
tor. However, as soon as any one of the cathodes of tional Nand gates are used. Reference is now made to 
diodes 37, 38 and 39 is at a low potential level, the level FIGURE 4 which is a simplified circuit diagram useful 
at point 42 will be reducd to cut-off the transistor 39 in explaining the shifting operation of the novel circuit of 
and thereby raise the potential of its collector which the Present invention. As seen therein, gates 15 and 14 are 
serves as the output terminal. 30 interconnected in a manner similar to that shown in FIG- 
From the foregoing, it is thus seen that either of the URE 1. Similarly, gates 12 and 13 are interconnected to 
gates shown in FIGUmS 2(a) and 2 (b )  provides an One another as well as to gales 15 and 16. However, in 
outiput signal of a known polarity in response to an input addition, the output of gate 12 is connected to one of the 
signal of an opposite polarity which is applied to any of inputs of a Nand gate 19, another input of Nand gate $9 
the gate's input lines. For explanatory purposes, here- 35 being connected to a gate similar to gate 16 of a preceding 
inafter it will be assumed that as long as all of the input Stage. The output of gate 19 is connected as one input of 
lines are supplied with negative signals, namely, the in- gate 12. 
puts are "false," the gate will provide a positive signal, Similarly, the output of gate I13 is connected as one in- 
or a "true" output. However, any true input will cause Put to a Nand gate 21, having another input connected 
the gate to produce a false output. 40 to a Nand gate, similar to gate 15, of a preceding stage. 
Referene is now made to FIGURE 3 which is a dia- The output of gate 21 is connected as one input to gate 
gram of waveforms useful in explaining the operation of 13. Also, gates 12 and 313 are connected to a junction 
the present invention. Line a represents the waveform point 23 through which shift pulses are supplied to both 
of a plurality of input count pulses 43 supplied to gates gates a source shift pulses 2h* in a manner 
12 and 13 (FIGURE 1) through input line 20. ~h~ similar to the count pulses supplied tp the two gates as 
count pulses may be supplied to gates B2 and 13 from 'j described. 
a gate similar to gate 14 or 1% of a previous circuit as When operating in the information shifting mode, one 
shown kn FIGURE 8.  Similarly, the count pulses may be Or more true shift pulses are simultaneously supplied to 
supplied from a source of count pulses 2aa. Lines b gates 12 and 13 of each of the stages of the circuitry of 
through (FIGURE 3 )  represent the waveforms of the the Present invention. These true shift pulses cause gates 
outputs of gates 313, 12, $1, 14, 15 and 16 respectively. 12 and 13 to produce false output pulses for the duration 
As shown in FIGURE 3, let us assume that at a time I,, of the true shift ,pulses supplied thewto. Thereafter, 
the circuit of FIGURE 3 is set by means of a pulse sup- namely between true shift pulses, the gates 12 and 13 of 
plied via line I7 to gates 11 and 12 so that thereafter, each stage adapt a true or a false state, depending on 
the output lmels of gates 18-16 are as shown. Namely, 55 the outputs of the gates interconnected with them.  or 
gates 12 and I6 are true and all the others are false. example, gates 12 and 13 shown in FIGURE 4 produce 
~h~ first of count pulses 45 is supplied at time t l .  AS false outputs during the duration of a true shift pulse 
a result, both gates 12 and 13 are supplied with a true supplied to both gates via the junction point B. Piowever, 
input. G~~~ $3 is since it is already false. ~~t after the true shift pulse terminates, the gate 12 will pro- 
gate 92, which is true prior to t l ,  is switched to a false 6O vide either a true or a false output, depending on the 
state by the true input pulse. The false output from gate input supplied thereto from the gate 19, which is in turn 
12 is to gate 11 which now has all its inputs also controlled by the Output of a gate similar to gate 86 
false so that it switches to a true state. At time t,, the from a previous stage. Similarly, the state of gate 13, after 
count pulse 45 teminates so that gate 13 is no longer the termination of the true shift pulse, will depend on the 
supplied with a true input. Consequently, gate 13 be- 6j Output from gate 21 as well as the state of gate 12. 
comes true which in turn causes gates 82, 14 and 16 In order to insure the proper operation of the circuit 
to either remain or be switched to the false state. with of the present invention, gates B B  and 14 are inhibited 
both gates 1% and 16 being false, gate 15 is switched to from counting during the shift operation, and gates $9 
true which in turn switches gate 11 to false. and 21 are inhibited from shifting information during 
These states will continue until time t3 when the second 70 the counting As seen 1, gates 
count pulse starts. As a result, gate I3 will be switched 31 and 14 are so inhibited by being connected to a source 
to  false. With gates 13 and I6 being false, gate 1.Q. is of count inhibit pulses 2% through a count inhibit line 
switched to a true state. At time t4, the second count 27 which provides the two gates with a true input pulse 
pulse 45 terminates, thus there are no longer any true during the shifting operation, thus setting both gates B1 
inputs to gate 13 to maintain it in a false state. Conse- 75 and 14 to a false state. Similarly, gates 19 and 211 (see 
FIGURE 4) are connected o a source of shift inhibit on the inputs supplied there As seen from FIGURE 6, 
pulses 2% through a shift inhibit line 25 which supplies lines marked r, through I14  represent the outputs of the 
both gates with true input during the countitig various stages during the period between t g  and t14. Also, 
operation so as to set both 9 and 21 to a false the changes in the output levels of B16, C16 and D16 
state during the operation in gates 19 and 21 do 5 as well as gates A13, A112, A15 and A16 are shown in 
not participate. FIGURE 3. 
For a better understanding of the novel circuit of the At time 115, the levels on count inhibit line 23 and shift 
present invention, as well as the novel operational char- inhibit line 25 will be switched, thus, terminating the 
acteristics thereof, reference is now made to FIGURE 5 shifting operation by inhibiting gates 19 and 211 of each 
which is a circuit diagram of an arrangement including ,,, stage as indicated by the minus signs on the last line of 
four stages designated A, B, C, and D. Each stage com- FIGURE 6 in the columns of gates 18 and 21 and idti- 
prises the novel counting and shifting cirwit of the pres- ating new counting mode. At the same time, gates 11 
ent invention employing only non-capacitive solid-state and 1 will no longer be inhibited so that when a subse- 
Nand gates. As seen from FIGURE 5, the count inhibit quent count pulse such as pulse 69 shown on line a of 
lines 27 and shift inhibit lines 25 of all the four stages 15 FIGURE 3 is supplied, the arrangement of FIGURE 6 
are interconnected, while the set tine 17 and reset line will again operate in the counting mode. 
are not connected together so that each stage may be 
or reset individually. Hereinafter, each gate will be 
designated by the letter designation of the stage of which 
shift inhibit line 25 and the shift pulse line 55 respec- 
tively. 
minus (-) signs in a chart shown in FIGURE 4 to which 
reference i s  made herein. Each column of the chart rep- 
t gate and each row represents a differ- 
The plus sign indicates that a particular 
amely, produces a positive output level 
whereas a negative sign indicates that the gate i s  false. 
remain inhibited until a time tla when the arrangement 
is again switched to a count mode, as will be explained 
hereinafter. At time t7, the first shift pulse of a group of 
shift pulses 65 is supplied from the source of shift pulses 
3u via shift pulse line 55 (see line n of FIGUR 
and 13 of each stage. Thus, gates 12 and 
ride false outputs which in turn cause the rest of the 
gates to adapt the output levels as shown on the third 
line of FIGURE 6. 
At time te, the first pulse 65 terminates, thus no longer 
supplying true inputs to gates 
3 are free to be set in either a true or a 
false state, depending on the states of the gates which 
supply their input signals. Depending on the states to 
t ~ ,  t11 and t1$, second, third and fourth 
shift pulses are supplied. These pulses terminate at time 
ly. During the presence of these 
are false. But, between the shift 
pulses, the gates may be either true or false, depending 
d 13 are set, gates 15 and 1 
From the foregoing description, it is seen that the pres- 
ent invention provides a novel circuit which may be 
arranged in a plurality of stages to perform counting as 
20 well as information shifting operations. Each stage com- 
prises eight solid-state non-capacitive Nand gates, four 
gates of each stage are used for both counting and shift- 
ing purposes, while of the other four gates, two are used 
in the counting operation and the other two are used for 
The circuit is most versatile in that data may be read 
in and out of the various stages in parallel. Also single 
phase shift pulses supplied in parallel to all the stages 
may be employed. In the shift mode, each stage samples 
30 the state of the previous stage with the leading edge of 
each shift pulse and reads in such shifted data with the 
trailing edge of a shift pulse. For example, B16 of stage 
B reads in the state of stage A during the trailing edge 
of the first shift pulse at time te (FIGURE 3). In addi- 
35 tion, each stage may be conveniently set and reset by 
causing particular gates to be set to the false or true 
states. 
Each stage is completely symmetrical so that comple- 
ment input signals may be used. The gates are all of the 
40 Nand type incorporating only non-capacitive solid-state 
components which are directly coupIed to one another 
thus providing great simplicity of layout and intercon- 
nection. This characteristic particularly adapts the novel 
circuit of the invention to modern mircromodular inte- 
I t  is apparent to those familiar with the art that modi- 
fications may be made in the arrangement as shown with- 
out departing from the true spirit of the invention. There- 
fore, all such modifications and equivalents are deemed 
50 to fall within the scope of the invention as claimed in the 
appended claims. 
What is claimed is: 
1. A counting and shifting circuit comprising: a plu- 
rality of gating means, each gating means having an out- 
55 put terminal a plurality of input terminals and being 
characterized by providing an output of a first polarity on 
said output terminal whenever none of said input ter- 
minals is provided with an input signal of said first polari- 
ty, each of said gating means being characterized by pro- 
00 viding an output signal of GL second polarity whenever 
an input signal of said first polarity i s  provided to any 
one of the input terminals thereof; means for intercon- 
necting said first plurality of gating means; count in- 
hibiting means for inhibiting at least some of said gating 
O5 means whenever said plurality of gating means i s  opera- 
ble in a shifting mode; means for energizing some of said 
gating means with a plurality of shift pulses so as to con- 
trol the outputs of said plurality of gating means; shift 
inhibiting means for inhibiting at least some of said gating 
means whenever said circuit is operable in a counting 
mode; and means for energizing some of said gating 
means with counting pulses to provide output pukes as 
a function of the number of said counting pulses supplied 
25 the shifting operation. 
45 grated circuit construction techniques. 
76 thereto. 
3,374,339 
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2. A circuit for counting count pulses supplied thereto terminals of said eighth gating means being connected to 
and for shifting data in response to shift pulses com- at least the output terminals of said second and fourth 
prising: first, second and third pluralities of gating means gating means and wherein said count inhibiting means 
each gating means having an output terminal a plurality is connected to input terminal of said seventh and eighth 
of input terminals and being characterized by providing 5 gates. 
an output of a first polarity on said output terminal when- 5. A circuit as recited in claim 4 wherein each of said 
ever none of said input terminals is provided with an input gating means comprises non-capacitive solid-state means. 
signal of said first polarity, each of said gating means 6. A circuit as recited in claim § wherein said circuit 
being characterized by providing an output signal of a further includes setting means connected to at least the 
aecond polarity whenever an input signal of said first ,,, input terminals of said first and seventh gating means and 
polarity is provided to any one of the input terminals resetting means connected to at least the input terminals 
thereof; means for interconnecting said first, second and of said second and eighth gating means for selectively 
third pluralities of gating means; shift inhibiting means for setting and resetting said gating means so as to control the 
inhibiting the gating means of said second plurality of output signals thereof. 
gating means from providing output signals of said first 1 6  7. Pn a counting stage comprising of a plurality of 
polarity; means for supplying said count pulses to some interconnected Nand gates each having a single output 
af said first plurality of gating means to energize said first and a plurality of inputs wherein the output of a first 
dnd third pluralities of gating means to count said count Nand gate is connected to the inputs of second, third and 
pulses; count inhibiting means for inhibiting the gating fourth Nand gates, the output of said second Nand gate 
means of said third plurality of gating means from pro- .LO being connected to the inputs of said first Nand as well 
viding output signals of said first polarity; and means for as fifth and sixth Nand gates, the output of said third 
supplying to said shift pulses to said some of said first Wand gate being connected to the inputs of said fourth 
plurality of gating means to energize said second means and fifth Nand gates, the outputs of said fourth and sixth 
and said first means to shift the output signals thereof as Nand gates being respectively connected to the inputs of 
a function of said shift pulses supplied thereto. 25 gaid first and second Nand gates and the output of said 
3. A circuit for providing count output signals in re- tifth Nand gate being connected the inputs of said third 
sponse to count pulses and for shifting information repre- and sixth Nand gates so as to provide a count output 
sented by the levels therein in response to shift signals signal from the output of at least said sixth Nand gate 
supplied thereto comprising: first, second, third, fourth, in response to count pulses supplied to said first and second 
fifth, sixth, seventh and eighth gating means each gating 30 Nand gates the arrangement for energizing said first, 
means having an output terminal a plurality of input ter- second, third and fourth Nand gates so as to shift data 
minals and being characterized by providing an output of therethrough comprising: seventh and eighth Nand gates 
a first polarity on said output terminal whenever none of each having an output and a plurality of inputs; means 
said input terminals is provided with an input signal of for connecting the outputs of said first, second, seventh 
said first polarity, each of said gating means being charac- 3.5 and eighth Nand gates to inputs of said seventh, eighth, 
terized by providing an output signal of a second polarity first and second Nand gates respectively; shift pulse 
whenever an input signal of said first polarity is provid& means for providing shift pulses; means for connecting 
to any one of the input terminals thereof; means for inter- said shift pulse means to inputs of said first and second 
connecting said gating means; shift inhibiting means for Nand gates so as to provide said shift pulses thereto to 
selectively inhibiting said fifth and sixth gating means 40 shift data therethrough; count inhibit means for provid- 
from providing output signals of said first polarity; means ing count inhibit pulscs; means for connecting said count 
for supplying said count pulses to said first and second inhibit means to inputs of said fourth and sixth Nand 
gating means to control the polarities of the output signals gates so as to selectively inhibit said gates from providing 
of said interconnected first, second, third, fourth, seventh an Outpul of a predetermined polarity whenever said first, 
and eighth gating means to provide count output signals 45 second, third, fourth, seventh and eighth Nand gates are 
from the output terminal of said eighth means as a func- operable to shift data therethrough; count pulse means for 
tion of the number of count pulses supplied to  said fist providing count pulses; means for connecting said first 
and second gating means; count inhibiting means for and second Nand gates to provide said count pulses 
selectively inhibiting said seventh and eighth gating means thereto to control the outputs of said first, second, third, 
from providing output signal of said first polarity; and fourth, fifth and sixth Nand gates so as to provide count 
means for supplying said shift pulses to said first and output signals as a function of the number of count pulses 
second gating means to control the shifting of said infor- supplied to said first and second Nand gates; shift inhibit 
mation as a function of the output signals of said third means for providing shift inhibit pulses; and means for 
and fourth interconnected gating means. connecting said shift inhibit means to inputs of said 
4. A circuit as recited in claim 3 wherein the hput  55 seventh and eighth Nand gates so as to selectively inhibit 
terminals of said first gating means are connected to at said gates from providing an output of a predetermined 
least the output terminals of said second, fifth and seventh polarity whenever said seventh and eighth Nand gates are 
gating means and to said means for suppIying said count not operable to shift data therethrough. 
pulses, wherein the input terminals of said second gating 8. In a counting stage as recited in claim 6 wherein 
means are connected to at  least the output terminals of 60 said first, second, third, fourth, fifth, sixth, seventh and 
said first, sixth and eighth gating means m d  said means eighth Nand gates comprise non-capacitive solid-state 
for supplying said count pulses, the input teminals of elements with the output of the gates being directly con- 
said third gating means being connected to  the output nected to the appropriate inputs of the corresponding 
terminals of said first and fourth gating means, the input gates. 
terminals of said fourth gating means being connected to O5 9- In a counting stage comprising a plurality of inter- 
the output terminals of said second and t k d  gating connected Nand gates wherein count pulses are supplied 
means, the input terminals of said fifth means being con- to Some of said Nand gates to control the outputs of said 
nected at least the output terminal of said first gating pluralit~ of interconnected Nand gates and provide count 
means and to said shift inhibiting means, one input ter- Outputs from at least a single Nand gate as a function 
minal of said sixth gating means being also connected to 70 of the number of count pulses supplied to said some of 
said shift inhibiting means at least another terminal of said Nand gates, the arrangement for energizing a group 
said sixth gating means being connected to the output within said plurality of interconnected Nand gates to 
terminal of said second means, the input terminals of said shift data therethrough as a function of the change of 
seventh means being connected to at least the output ter- outputs thereof comprising: Nand gating means having 
minals of said first and third gating means, the input 75 outputs and inputs; means for connecing the ouputs and 
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inputs of said Nand gating means to the respective inputs 
and outputs of said some of said Nand gates to which 
said count pulses are supplied and for connecting the 
outputs; count inhibit means; means for connecting said 
count inhibit means to some of said first plurality of 
Nand gates so as to inhibit said Nand gates from pro- 
viding outputs of a predetermined polarity; shift inhibit 
means; and means for connecting said shift inhibit means 
to said Nand gating means so as to inhibit said Nand 
gating means from providing outputs of a predetermined 
polarity whenever said stage is operable to count said 
count pulses supplied thereto. 
10. A system for counting count pulses and for shift- 
ing data stored therein in response to shift pulses sup- 
plied thereto comprising: a plurality of stages each stage 
comprising first, second and third pluralities of gating 
means: means for interconnecting said first, second and 
third pluralities of gating means of each stage; means 
for interconnecting the first and second pluralities of gat- 
ing means of each stage with the third and first plu- 
ralities of gating means of the preceding stage thereof; 
shift inhibiting means for inhibiting the second plurality 
of gating means of each stage from providing output 
signals of a predetermined polarity; count pulse means 
for providing count pulses; means for supplying said 
count pulses to some of the gating means of said first 
plurality of gating means of the first stage of said plu- 
rality of stages for counting said count pulses therein so 
as to provide count output signals from said system as 
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a function of the number of count pulses supplied there- 
to and the number of stages in said plurality of stages; 
count inhibiting means; means for connecting said count 
inhibiting means to  the gating means of each of .said 
stages so as to inhibit said gating means from providing 
output signals of said predetermined polarity; and means 
for supplying shift pulses to said some of the gating 
means of said first polarity of gating means of each of 
said stages so as to shift the data stored therein as a 
function of the change in output signals of the gating 
means in said first and second pluralities of gating means 
of each of said plurality of stages. 
11. A system as recited in claim 9 wherein each of 
said gating means comprises a noncapacitive solid-state 
Nand gate, said system further including set and reset 
means connected to at least some of the gating means 
of at least said first and third pluralities of gating means 
of each stage for setting and resetting the outputs of a t  
least said gating means to  predetermined polarities. 
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